

EEL3701


Menu

- Serial to Parallel
- Parallel to Serial
 - > Special Sequence detectors




University of Florida, EEL 3701 – File 22
© Drs. Schwartz & Arroyo

1




EEL3701

Shift Registers (Review)




- There are two types & two directions of shift :
 - > logical vs. arithmetic
 - > left vs. right

LEFT SHIFT



RIGHT SHIFT



Logical:	?1 = “lost”, ?2 = 0	?1 = 0, ?2 = “lost”
Arithmetic:	?1 = “carry”, ?2 = 0	?1 = MSB, ?2 = “lost” or “placed in a FF”

University of Florida, EEL 3701 – File 22
© Drs. Schwartz & Arroyo

2

EEL3701
More Shift Registers (Review)

- If we let $Q_2 = Q_1$ on a “Left Shift” or $Q_1 = Q_2$ on a “Right Shift”, we get a “Circular Shift” or a “Rotate Shift.”
- Some computers (CPU’s) use the Carry FF as an agent in their SHIFT operations. Especially in those that have “Rotates”, a “copy” of the last bit that participated in the shift is copied into the Carry 1-bit Register (*i.e.*, the “Carry” FF).
- Conceptually, Shift Registers perform: Serial Loads, Parallel Loads, Shift Lefts, Shift Rights, Parallel Reads, Serial Reads, Clears, etc.

Show Lam Fig 5.26-5.27, Mano Fig 5.3-5.4 (on next pages)

University of Florida, EEL 3701 – File 22
© Drs. Schwartz & Arroyo

3

EEL3701
**Serial-to-Parallel:
Realization of 4-bit Shift Register with D-FF’s (Review)**

(a) Functional block diagram

(b) Realization

Lam Fig 5.26

University of Florida, EEL 3701 – File 22
© Drs. Schwartz & Arroyo

4

EEL3701

Serial-to-Parallel & Parallel-to-Serial:
Bi-directional Universal Shift Register (74'194) (Review)

(Can simulate this with Quartus)

Lam Fig 5.27

(a) Functional block diagram

Operation	CLK	CLR	S ₁	S ₀	DSR	DSL	Q ₃ ⁺	Q ₂ ⁺	Q ₁ ⁺	Q ₀ ⁺
Clear	↑	L	X	X	X	X	L	L	L	L
Hold	↑	H	L	L	X	X	Q ₃	Q ₂	Q ₁	Q ₀
Shift right	↑	H	L	H	L	X	L	Q ₃	Q ₂	Q ₁
	↑	H	L	H	H	X	H	Q ₃	Q ₂	Q ₁
Shift left	↑	H	H	L	X	L	Q ₂	Q ₁	Q ₀	L
	↑	H	H	L	X	H	Q ₂	Q ₁	Q ₀	H
Parallel load	↑	H	H	H	X	X	D ₃	D ₂	D ₁	D ₀

University of Florida, EEL 3701 – File 22
© Drs. Schwartz & Arroyo

5

EEL3701 Universal Shift Register
Parallel-to-Serial


(a) Parallel-to-Serial

Can design this with Quartus Schematic Entry (bdf) or with VHDL

See Univ_Shift_Reg.cct

University of Florida, EEL 3701 – File 22
© Drs. Schwartz & Arroyo

6



EEL3701


Parallel-to-Serial

- Design a sequence detector using shift registers
 - > Use D-FFs, ANDs, ORs, NOTs
 - > For example, use a shift register to find the code 1101

University of Florida, EEL 3701 – File 22
© Drs. Schwartz & Arroyo

7

7



EEL3701

The End!

University of Florida, EEL 3701 – File 22
© Drs. Schwartz & Arroyo

8

8